Abstract-InAIAslInGaAs HFET's fabricated by conventional mesa isolation have a potential parasitic gate-leakage path where the gate metallization overlaps the exposed channel edge at the mesa sidewall. We have unmistakably proven the existence of this path by fabricating special heterojunction diodes with different mesa-sidewall gate-metal overlap lengths. We find that sidewall leakage is a function of the crystallographic orientation of the sidewall, and increases with channel thickness, sidewall overlap area, and InAs mole fraction in the channel. In HFET's fabricated alongside the diodes, sidewall leakage increased the subthreshold and forward gate leakage currents, and reduced the breakdown voltage. Fabrication of these HFET's by conventional mesa isolation, however, results in sidewalls where the InGaAs channel is exposed and comes in contact with the gate metallization running up the mesa (Fig. 1) . Even though the sidewall contact area can easily be several orders of magnitude smaller than the gate area, the low Schottkybarrier height of metals with Ino,5,Gao,47As (0.2 eV) [6] potentially results in a significant leakage path from the gate to the channel. In AlGaAs/GaAs HFET's, mesasidewall gate leakage, or sidewall leakage for short,
. Enriching the InAs mole fraction in the InGaAs channel of these HFET's has resulted in substantial device improvement [2J, [4] . This is due to the enhanced electron transport properties of InAs-enriched InGaAs [5] . Fabrication of these HFET's by conventional mesa isolation, however, results in sidewalls where the InGaAs channel is exposed and comes in contact with the gate metallization running up the mesa (Fig. 1) . Even though the sidewall contact area can easily be several orders of magnitude smaller than the gate area, the low Schottkybarrier height of metals with Ino,5,Gao,47As (0.2 eV) [6] potentially results in a significant leakage path from the gate to the channel. In AlGaAs/GaAs HFET's, mesasidewall gate leakage, or sidewall leakage for short, Manuscript received November 26, 1991; revised April 17, 1992 . This work was funded by the Joint Services Electronics Program through the Research Laboratory of Electronics under Contract DAAAL-03-89-C-000 I and the C. S . Draper Laboratory under Contract DL-H-404180. The review of this paper was arranged by Associate Editor M. Shur.
S . R. Bahl and J . A. del To study the effect of sidewall leakage in our MID-FET's, we have fabricated, alongside them, specially designed test structures with varying lengths L, of mesasidewall/gate-metal overlap or sidewall overlap. Since the heavy doping in the channel of these test structures enhances tunneling through the barrier, they make good tools to study sidewall leakage. Here, we present what we believe is the first comprehensive study of mesa-sidewall gate leakage in InAlAs /InGaAs HFET's fabricated using conventional mesa isolation. We provide unequivocal evidence of sidewall leakage and show its impact on device characteristics.
EXPERIMENTAL
A cross section of the device structure considered in this work is shown in Fig. 2 . Six wafers were grown by MBE in MIT's Riber 2300 system, comprising two separate experiments with a common reference wafer. The starting material was semi-insulating Fe-doped InP. Surface preparation of the InP wafer was carried out using a 3 : 1 : 1 H2S04 : H202 : H 2 0 etch followed by a 1 : 20 bromine-methanol etch. The reference device structure consists (from bottom to top) of a 1000-A undoped Ino.52Alo.48As bufffr layer, an Ino.53Gao,4,As channel CO?-sisting of a 100-A undoped subchannel, and a 100-A heavilyQSi doped (No = 4 x 10" ~m -~) active channel, a 300-A undope! Ino.52Alo.48As gate insulator layer, and an undoped 50-A Ino.53G%.47As cap. In one experiment To convincingly identify the existence of sidewall leakage and study its impact on HFET characteristics, we have fabricated alongside the HFET's special heterojunction diodes with an active Schottky area of 10 000 pm2. The Schottky metallization is the same as that used for the HFET gates. Gate-metal/mesa-sidewall overlaps were created by etching grooves through the active diode during mesa formation, and then depositing the Schottky metal on top. Each groove is 100 pm long and 5 pm wide, and creates two sidewall-overlap edges. SEM photographs have confirmed that these grooves are completely etched down till the InP substrate. Twelve diodes were fabricated with L, = 0, 200, 400, and 600 pm, running in each of [Oll] , [OOl] , and [ O i l ] crystallographic directions. Fig. 3 shows a labeled photograph of the diode test structure along one crystallographic orientation. The ohmic contact surrounds the Schottky region. Forward and reverse I-V characteristics were measured on these diodes.
The HFET drain subthreshold current ZD@b) is a very important parameter for circuit applications, since it limits the transistor off-state current. ID(sub) was measured for HFET's with nominal gate length L, = 1.5 pm (gate width = 30 pm), for all wafers. We have found a strong correlation between the behavior of ID (&,) and the sidewall leakage current as measured by the diodes. drastically to about 0.03 V, as would be expected of a low Schottky barrier. This is deleterious to device operation, as it essentially short-circuits the large (0.5 eV) [12] In,,2A1,,4,As/n+-Ino.53Gao.4,As conduction-band discontinuity of the intrinsic gate structure. The reverse current also increases with L, in an approximately linear manner. We have found that sidewall leakage in forward and reverse bias increases with L, not only for sidewall overlaps along the [Oll] direction, but also along [OOl] and [Oil] . Fig. 5 is a plot of the diode current at Vx = -2 V ( Fig. 5(a) ) and Vg = 0.5 V (Fig. 5(b We could not, however, distinguish the difference within the resolution of our SEM photographs. This could also arise from a slight dissimilarity in the Schottky-barrier height for the two crystal planes, as has been reported for different crystal planes in GaAs [ 141, The diode without sidewall overlap does not show any dependence on crystallographic orientation, confirming that the orientation dependence arises from the mesa-sidewall leakage path. The large error bars probably indicate the large sensitivity of the leakage current to small differences in sidewall morphology caused by process variations. We have also studied the effect of channel thickness on sidewall leakage for diodes with x = 0.53. Fig. 6 is a plot at -2 V of the current versus channel thickness for diodes
. In decreasing fch from 150 to 100 A the currents increase, contrary to what is expected from the reduced sidewall contact area. We think this is due to channel quantization, which reduces the effective barrier height for both the sidewall-and area-related leakage components [ 1 11. Increasing the InAs mole fraction x in the channel results in a drastic enhancement in sidewall leakage. This is because the Schottky-bamer height of metals on In,Ga, -,As decreases with x [6], [15] . Fig. 7 is a plot of reveqe currents versus x at -2 V for [Oll] diodes with 200-A channels. The data show that there is a phenomenal increase in the reverse sidewall-leakage current component (total current minus the baseline component) with x. Increasing x also drastically increases the forward-bias sidewall-leakage current, enough to significantly compromise the increase in A E, between the Ino.52Alo.48As/nfIn,Ga, -,As heterojunction [16]. Fig. 8 show? the characteristics of typical diodes with fch = 200 A and x = 0.53, 0.60, and 0.70, and LJ = 0 and 600 pm. Without sidewall overlap, the currents decrease with x, consistent with the larger A E,. With sidewall overlap, however, the currents increase drastically for all x, more so for higher The increased reverse currents from sidewall leakage result in increased currents at breakdown. Our results show that the sidewall-leakage path does not appear to result in premature breakdown in itself, however. Fig. 9 shows the reverse characteristics of odiodes as a function of L, for x = 0.53 and tch = 350 A . Three regions are seen in order of increasingly negative voltage: (I) prethreshold, (11) plateau, and (111) breakdown. The prethreshold region is very sensitive to sidewall leakage. Beyond the device threshold voltage, the channel is pinched off and the sidewall-leakage current saturates. Sidewall leakage does not cause any further incremental increase in current. The characteristics for increasing L, are just shifted down by the amount of pre-threshold leakage current, and the breakdown region begins at approximately the same voltage for all L,. We have observed this effect for all our wafers.
If the breakdown voltage is defined at a certain value of reverse gate current, then sidewall leakage will degrade the breakdown voltage rating of the device. This degradation becomes particularly severe with increasing x, and is shown in Fig. 10. Fig. 10 shows the 6everse I-V characteristics of diodes with w c h = 200. A and x = 0.53, 0.60, and 0.70, for L, = 0 and 600 A. The forward I-V characteristics of these diodes were shown in Fig. 8 . With increasing x, the pre-threshold leakage current forms a greater portion of total reverse-leakage current. If we ar- bitrarily define the breakdown voltage at a reverse current of 30 mA, at x = 0.70, sidewall leakage results in a significant degradation from -6 to -2.9 V.
B. HFET's
If the HFET's are affected by sidewall leakage, their gate characteristics should show the same dependences as the heterostructure diodes, i.e., gate-leakage current should increase with channel thickness, and drastically increase with x. Fig. 11 shows the forward gate characteristics of typical HFET's with L,? = 1 pm and V(,\ = 0 V fabricated on the same wafers as the diodts presented above. With the exception of t,,, = 100 A (not shown), the forward gate leakage increases with x and t,,,. This is precisely the behavior observed in the diodes with sidewall overlap (Figs. 6 and 8) . From this dependence, we conclude that the HFET forward gate current is dominated by the sidewall-leakage path. This means that sidewall leakage degrades the gate isolation, reducing the forward g$e drive that can be applied to the transistors. The 100-A wafer has a higher leakage, probably due to channel quantization [ l I ] (see Fig. 6 ).
When the transistor is turned off, reverse sidewall leakage might degrade HFET subthreshold characteristics, since both the drain and source are reverse-biased with respect to the gate. Excessive reverse sidewall leakage would result in a device unable to shut off. Fig. 12 is a semilogarithmic plot of the drain current I(, versus the gate-source voltage VRs for typical HFET's withoa nominal L, of 1.5 pm, at V,, = 4 V. Again, the 100-A HFET has been left out due to its anomalous behavior. For x = 2 0 1 I 0.53, ID(\uh) increases with channel thickness, consistent with our findings on diodes (Fig. 6) . Enhaacing x in the channel, while keeping tch constant at 200 A results in a drastic increase in consistent with the observations for the diodes in Fig. 7 . The drastic increase in ID(sub) with x is particularly disturbing, since devices with an enhanced InAs mole fraction in the channel have shown excellent transport properties, but have severely degraded reverse breakdown, subthreshold, and forward gate characteristics [4] .
IV. DISCUSSION
In order to confirm the physical origin of the sidewallleakage current, we have extracted effective barrier heights 4/, from the diode I-V characteristics by extrapolating the forward I-V curve to 0 V using the method described in Yang [ 171. The I-Vcharacteristic for the metalsemiconductor junction is given by 1) (1) where I is the current, V the voltage, q the electron charge, n the ideality factor, T the temperature, and k the Boltzmann constant. Io may be extracted by plotting the I-V characteristic on a semilogarithmic scale and extrapolating the current to zero volts. I,, is given by
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where A is the diode area. R* the effective Richardson constant, and $,, the Schottky-barrier height. R* is given by
where h is Planck's constant, and m: the effective electron mass.
Using (1) and (2), barrier height extraction has been carried out at 300 K. The sidewall-leakage area was calculated by multiplying L, by ti.,, for each diode groove. This is an upper limit to the active contact area because of channel depletion. Depletion at the top and bottom of the channel could be caused by Fermi-level pinning at the InGaAs cap [7] , and a degraded InAlAs /InGaAs reverse interface [ 181 between the buffer and channel. For diodes with L, = 0 pm, the area used was 10 000 pm', the arearelated component. The effective masses used to calculate R* from (3) These diodes are not ideal for extracting barrier heights and conduction band discontinuities due to voltage-dependent ideality factors, significant process-dependent parasitic resistances at the sidewall-overlap region, and heavy doping in a portion of the channel that might cause tunneling. In addition, a change in channel depletion width caused by a change in gate-bias affects the effective sidewall-leakage area and the parasitic resistance of the channel. Our results should therefore be regarded as zeroth-order estimation of the effective barrier height. whereas diodes without sidewall overlap should show f#q, closer to the InAlAs /InGaAs conduction-band discontinuity (0.5 eV f o r x = 0.53 [12] ). Fig. 13 shows forward low-voltage I-V characteristics of typical diodesowith 0 and 3 grooves, and channel thickness tch = 200 A for x = 0.53, 0.60, and 0.70. The 3-groove diodes were chosen since they maximize the sidewall-overlap/diode-area ratio. We have used the lowvoltage characteristics to minimize the effect of series resistance and to operate in a region where the area leakage does not contribute appreciably to the total leakage current in diodes with sidewall overlap.
The extracted barrier heights ( 6 b ) for diodes with x = 0.53 and varying tch are summarized in Table I . TableJI shows 6 b with varying x for diodes with tch = 200 A.
Also shown in Table I1 V. CONCLUSION At the mesa sidewall of InAlAs/InGaAs HFET's fabricated by conventional mesa isolation, there exists a parasitic gate-leakage path. This path is formed by the low Schottky contact of the exposed channel edge with the gate metallization. Using special diode test structures, we have shown that this sidewall-leakage current increases with sidewall-overlap length, channel thickness, and InAs mole fraction x in the channel, and shows a dependence on the crystallographic orientation of the sidewall. While barrier heights extracted from heterostructure diodes without sidewall overlap approach the InAlAs /InGaAs conduction-band discontinuity, bamer heights extracted from diodes with sidewall overlap are closer to those of Schottky barriers on In,Ga, -,As. Sidewall leakage in HFET's results in increased forward and reverse gateleakage currents, increased subthreshold currents, and a reduced breakdown voltage.
